Ethernet Routing Switch 8800/8600

Readme

Software Release 7.1.5.2

Table of Content

Software Release 7.1.5.2 3
- Important Notices 3
- Supported Hardware for Release 7.1.5.2 3
- Upgrade Notes 3

File Names for This Release 4
- Version of Previous Release 6
- Compatibility 6

Changes in This Release 6
- New Features in This Release 6
- Old Features Removed From This Release 6
- Problems Resolved in This Release 6

Outstanding Issues 7

Known Limitations 7

Documentation Corrections 7

Software Release 7.1.5.2

Release Date: February 6, 2013

Purpose: Software maintenance release to address customer reported issues.

Important Notices

Supported Hardware for Release 7.1.5.2

Refer to the ERS 8800 Release Notes for a complete list of supported hardware - **Release Notes — Software Release 7.1.3 Avaya Ethernet Routing Switch 8800/8600 (NN46205-402, 08.02)** available at https://support.avaya.com

Upgrade Notes

This section describes the Ethernet Routing Switch 8800 Software Release 7.1.5.2 software files.

Before you upgrade, it is recommended to verify the MD5 signature for each new file to be used.

For upgrade procedures, see **Upgrades — Software Release 7.1.3 Avaya Ethernet Routing Switch 8800/8600 (NN46205-400, 07.03)** available at https://support.avaya.com

Important Upgrade note for upgrading systems with 8895 CPUs and Dual Input Power Supplies:

Description: 8005DI 1170W/1492W 120/240V Dual AC-input Power Supply

Background:

- An I2C Hang can result in systems with 8895 and 8005 DI Power supplies running pre-7.1.5.2 code. The system will continue to function properly without issue even with the I2C in a hung state. However when system is rebooted, the reboot will fail due to “Chassis Seeprom read error” and device will remain in a software hung state and potentially become inaccessible.
- On the 7.1.x software stream, this issue is fully fixed in 7.1.5.2 and higher software release versions. On the 7.2.x software stream, this issue is fully fixed in 7.2.1.1 software release and higher versions. However, if a chassis that is to be upgraded is already in that I2C Hung state, that state needs to be first corrected before proceeding with upgrade. Failing to do so will result in a failed upgrade and device will remain in a software hung state upon reboot and potentially become inaccessible.

Monitoring:

- The device can be monitored periodically using the “show sys info” (ACLI: show sys-info) command. Note: Only run this command on the Primary CPU.
- If the Fan temperature reading shows “0”, it is indicative of a hung I2C.

Upgrade Steps:

- Ensure someone is present at the device **physically**, in case a power cycle becomes necessary to recover the system.
- Download the 7.1.5.2 or higher software release onto the device and get all the pre-sets done as you would in a normal upgrade. However DO NOT issue the reset or reboot command.
- Run the “show sys info” command. If the Fan temperature reading shows “0”, it is indicative of a hung I2C. If this is the case, you need to follow special procedure below
    1. Once all pre-work is complete, power the chassis off
    2. Remove **ALL** power supplies from chassis and hold them out for a minimum of **30** seconds. This allows the capacitors in the supply to discharge and ensure the supply has gone completely cold electrically. This step ensures the I2C bus will start clean on power-up.
    3. Reinsert all the necessary power supplies into the chassis securely.
    4. Power on the chassis

5. The chassis should boot successfully with the 7.1.5.2 or higher or 7.2.1.1 or higher software that it was preconfigured to load.

- If fan temperature readings were normal, you do not need to do the above procedure. You can simply complete the upgrade using the normally outlined upgrade procedures.
- The chassis should boot successfully with the 7.1.5.2 or higher or 7.2.1.1 or higher software that it was preconfigured to load.
- If for any reason the chassis is hung during software initialization during this upgrade boot, you can recover it using the above noted special procedure.

File Names for This Release

Module or file Type	Description	File name	Size in bytes
Software tar file Tar file of all software	Deliverables (includes images that also contain encryption software)	pr86_7152.tar.gz	67931173
Ethernet Routing Switch images			
Boot monitor image for 8692 SF/CPU	8692 CPU and switch fabric firmware	p80b7152.img	1190442
Boot monitor image for 8895 SF/CPU	8895 CPU and switch fabric firmware	p80be7152.img	1259076
Run-time image for 8692 SF/CPU	Run-time image for 8692 SF/CPU	p80a7152.img	15822307
Run-time image for 8895 SF/CPU	Run-time image for 8895 SF/CPU	p80ae7152.img	14848460
Run-time image for R modules	Run-time image for R modules	p80j7152.dld	1797496
Run-time image for RS modules	Run-time image for RS modules	p80k7152.dld	1860912
Run-time image for Enterprise Enhanced SF/CPU Daughter Card (SuperMezz)	Image for the SuperMezz Card	p80m7152.img	15904191
3DES for 8692 SF/CPU	Encryption module for privacy protocol with Secure Shell (SSH)	p80c7152.des	56124
3DES for 8895 SF/CPU	Encryption module for privacy protocol with Secure Shell (SSH)	p80ce7152.des	51972
AES for 8692 SF/CPU	Encryption module for privacy protocol with	p80c7152.aes (this image	27436

	Secure Shell (SSH)	includes the 3DES image)	
AES for 8895 SF/CPU	Encryption module for privacy protocol with Secure Shell (SSH)	p80ce7152.aes (this image includes the 3DES image)	25156
MIB	MIB files	p80a7152.mib	5243412
MIB (zip file)	Zip file containing MIBs	p80a7152.mib.zip	821342
MD5 checksum File	md5 checksums of all Release 7.1.5.2 software files	p80a7152.md5	1228
FOQ for R modules	Feedback output queuing FPGA firmware	foq267.xsvf	5320469
BMC for R modules	BAP memory controller FPGA firmware	bmc776.xsvf	2640266
DPC for R modules	Dual port Controller FPGA firmware	dpc194.xsvf	2642001
PIM8630GBR	Programmable I/O module FPGA firmware; for the 8630GBR only	PI_769.xsvf	2284578
Firmware for RS modules	Contains FOQ, BMC, DPC, mirroring, and loopback images	rs_dpm_fpga.bin	4538368
PIM images for RS modules	PIM FPGA firmware required for 8612XLRS module only	pim8612XLRS.bin	60183
	PIM FPGA firmware required for 8634XGRS module only	pim8634XGRS.bin	78173
	PIM FPGA firmware required for 8648GBRS module only	pim8648GBRS.bin	79891
	PIM FPGA firmware required for 8648GTRS module only	pim8648GTRS.bin	54441
Trace files			
MPLS trace file	Trace file for MPLS. This is auto generated and appears on the PCMCIA after upgrade.	nbpdtrc.lo0	
EDM Help files			
EDM help files	Help files for EDM GUI	ers8000v715_HELP_EDM.zip	5095300
ERS 8000 EDM plug-in for COM			
EDM plug-in for COM	EDM plug-in for COM	ers8000v7.1.5.0.zip	6923190

Copyright	File containing copyright information	ERS8k.7.1.5.2_Copyright.pdf	267538

NOTE: dpc194.xsvf is a new DPC FPGA image for R-modules that can only be used with 7.0.0.1 or greater releases. These are not packaged as part of the release. Please obtain the software from Avaya Support if needed.

Version of Previous Release

Software Version **7.1.5.1**

Compatibility

This software release is managed with Enterprise Device Manager (EDM).

Note: EDM Help files and EDM plug-in for COM are included with this release. Those must also be updated as part of upgrading to release 7.1.5.2.

Changes in This Release

New Features in This Release

None

Old Features Removed From This Release

None

Problems Resolved in This Release

- In ACLI mode, configuring an ospf area range summary for the default area and saving the configuration results in an invalid saved configuration as the context was not set correctly to "router ospf" [wi01066179]
- When an IST link is physically removed, the IST does not recover if the link is left down for more than 8 minutes. [wi01055421]
- Default routes that are redistributed to another VRF are not correctly installed when the ERS is rebooted. These error messages are logged: “COP-SW ERROR ercdProcArpRecMsg: Failed to Add Arp Record for IP <address> IO<slot>0x000005e8 00000000”, “GlobalRouter SW ERROR Invalid tPORT: 0 for getLpidFromPort conversion!!” [wi01054153]
- When a configured default route's next hop is not in the global VRF, inserting a line card results in error messages and the route is not correctly installed and following error messages are logged: "COP-SW ERROR ercdAddEcmpDefaultRoute: Arp rcdRadixLookup failed", "ercdProcArpRecMsg: Failed to Add ECMP Default Route [wi01058481]
- The error message “Stop polling DI Power Supply due to excessive i2c error; fan temp=0” would be seen in system running 8895 and DI Power supplies. In systems with 8895 CPs, there is a potential for the I2C bus to get stalled. This could result in peripheral devices on the I2C bus becoming unreachable from the CPU [wi01058836]
- Traffic does not pass between a server with Intel 10G NIC connected to 8812 after the server is rebooted [wi01051880]
- Port does not initialize correctly with a 100Base FX SFP and the following message is reported: "KHI Warning Port <number> is experiencing Packet Errors, FCS Errors" [wi01066167]
- Under high levels of multicast traffic, the 8630GBR experienced resets due to false packet memory refresh errors [wi01064252]
- The default trace level for Infinity module was set to VERY_TERSE instead of NO_DISPLAY [wi01039790]

- Once the ERS is configured with the feature of sending "ICMP destination unreachable" packets, disabling the feature has no effect [wi01072132]
- When the last port of a spanning tree group is removed via ACLI and added to another group, when the configuration is saved, all ports are added to both the old and new spanning tree groups [wi01075387]

Outstanding Issues

None

Known Limitations

- Link Flap and automatic port shutdown may result for the ports connected to 8812 ports when the system is booting up. The link flap duration is about 20 seconds and is directly related to the number of ports in use. The duration is lowered with the fewer number of ports used. There are two workaround options:
    1. Increase the link flap detect interval to a number greater than the duration of the link flap seen.
    2. Disable link flap detect auto port down (not recommended)
- When the operating speed/duplex on a port is changed, a momentary traffic loss is seen on other ports in the lane. The reason is that every time a port speed changes, lane-specific shapers need to be reconfigured. This is also the case if Egress Queue Sets are being reconfigured or port shapers are being configured.
- Please refer to the Known Limitations section of the Release Notes for Ethernet Routing Switch 8600 Software Release 7.1.3.0, 7.1.3.10 and 7.1.5.0. No other new known limitations have been found than those noted above.

Documentation Corrections

None

Copyright © 2012 Avaya Inc - All Rights Reserved. The Ethernet Routing Switch 8100/8300/8600/8800 is a trademark of Avaya, Inc.

The information in this document is subject to change without notice. The statements, configurations, technical data, and recommendations in this document are believed to be accurate and reliable, but are presented without express or implied warranty. Users must take full responsibility for their applications of any products specified in this document. The information in this document is proprietary to Avaya.

To access more technical documentation, search our knowledge base, or open a service request online, please visit Avaya Support on the web at https://support.avaya.com/